mirror of
https://github.com/mohitmishra786/amILearningEnough.git
synced 2026-03-11 17:34:16 -05:00
links fix
This commit is contained in:
@@ -1,201 +1,176 @@
|
||||
# Computer Architecture Resources
|
||||
|
||||
## Essential Books
|
||||
1. "Computer Organization and Design: The Hardware/Software Interface (RISC-V Edition)"
|
||||
- Authors: David A. Patterson, John L. Hennessy
|
||||
- [Available on Elsevier](https://www.elsevier.com/books/computer-organization-and-design-risc-v-edition/patterson/978-0-12-820331-6)
|
||||
|
||||
2. "Computer Architecture: A Quantitative Approach (6th Edition)"
|
||||
- Authors: John L. Hennessy, David A. Patterson
|
||||
- [Available on Elsevier](https://www.elsevier.com/books/computer-architecture/hennessy/978-0-12-811905-1)
|
||||
1. **"Computer Organization and Design: The Hardware/Software Interface (RISC-V Edition)"**
|
||||
Authors: David A. Patterson, John L. Hennessy
|
||||
[Available on Elsevier](https://www.elsevier.com/books/computer-organization-and-design-risc-v-edition/patterson/978-0-12-820331-6)
|
||||
|
||||
3. "Digital Design and Computer Architecture: ARM Edition"
|
||||
- Authors: Sarah Harris, David Harris
|
||||
- [Available on Elsevier](https://www.elsevier.com/books/digital-design-and-computer-architecture/harris/978-0-12-800056-4)
|
||||
2. **"Computer Architecture: A Quantitative Approach (6th Edition)"**
|
||||
Authors: John L. Hennessy, David A. Patterson
|
||||
[Available on Elsevier](https://www.elsevier.com/books/computer-architecture/hennessy/978-0-12-811905-1)
|
||||
|
||||
4. "Modern Processor Design: Fundamentals of Superscalar Processors"
|
||||
- Authors: John Paul Shen, Mikko H. Lipasti
|
||||
- [Available on Waveland](https://www.waveland.com/browse.php?t=392)
|
||||
3. **"Digital Design and Computer Architecture: ARM Edition"**
|
||||
Authors: Sarah Harris, David Harris
|
||||
[Available on Elsevier](https://www.elsevier.com/books/digital-design-and-computer-architecture/harris/978-0-12-800056-4)
|
||||
|
||||
5. "Structured Computer Organization (6th Edition)"
|
||||
- Author: Andrew S. Tanenbaum
|
||||
- [Available on Pearson](https://www.pearson.com/en-us/subject-catalog/p/structured-computer-organization/P200000003427)
|
||||
4. **"Modern Processor Design: Fundamentals of Superscalar Processors"**
|
||||
Authors: John Paul Shen, Mikko H. Lipasti
|
||||
[Available on Waveland](https://www.waveland.com/browse.php?t=392)
|
||||
|
||||
6. "Parallel Computer Architecture: A Hardware/Software Approach"
|
||||
- Authors: David Culler, Jaswinder Pal Singh
|
||||
- [Available on ACM Digital Library](https://dl.acm.org/doi/book/10.5555/286076)
|
||||
5. **"Structured Computer Organization (6th Edition)"**
|
||||
Author: Andrew S. Tanenbaum
|
||||
[Available on Pearson](https://www.pearson.com/en-us/subject-catalog/p/structured-computer-organization/P200000003427)
|
||||
|
||||
7. "Memory Systems: Cache, DRAM, Disk"
|
||||
- Authors: Bruce Jacob, Spencer Ng, David Wang
|
||||
- [Available on Elsevier](https://www.elsevier.com/books/memory-systems/jacob/978-0-12-379751-3)
|
||||
6. **"Parallel Computer Architecture: A Hardware/Software Approach"**
|
||||
Authors: David Culler, Jaswinder Pal Singh
|
||||
[Available on ACM Digital Library](https://dl.acm.org/doi/book/10.5555/286076)
|
||||
|
||||
8. "The RISC-V Reader: An Open Architecture Atlas"
|
||||
- Authors: David Patterson, Andrew Waterman
|
||||
- [Available on RISC-V Book](https://www.riscvbook.com/)
|
||||
7. **"Memory Systems: Cache, DRAM, Disk"**
|
||||
Authors: Bruce Jacob, Spencer Ng, David Wang
|
||||
[Available on Elsevier](https://www.elsevier.com/books/memory-systems/jacob/978-0-12-379751-3)
|
||||
|
||||
9. "Inside the Machine: An Illustrated Introduction"
|
||||
- Author: Jon Stokes
|
||||
- [Available on O'Reilly](https://www.oreilly.com/library/view/inside-the-machine/9781593271046/)
|
||||
8. **"The RISC-V Reader: An Open Architecture Atlas"**
|
||||
Authors: David Patterson, Andrew Waterman
|
||||
[Available on RISC-V Book](https://www.riscvbook.com/)
|
||||
|
||||
10. "Computer Architecture: Concepts and Evolution"
|
||||
- Authors: Gerrit A. Blaauw, Frederick P. Brooks Jr.
|
||||
- [Available on ACM Digital Library](https://dl.acm.org/doi/book/10.5555/521847)
|
||||
9. **"Inside the Machine: An Illustrated Introduction"**
|
||||
Author: Jon Stokes
|
||||
[Available on O'Reilly](https://www.oreilly.com/library/view/inside-the-machine/9781593271046/)
|
||||
|
||||
10. **"Computer Architecture: Concepts and Evolution"**
|
||||
Authors: Gerrit A. Blaauw, Frederick P. Brooks Jr.
|
||||
[Available on ACM Digital Library](https://dl.acm.org/doi/book/10.5555/521847)
|
||||
|
||||
## Research Papers
|
||||
|
||||
1. "The Case for RISC" (1985)
|
||||
- [Read Paper](https://dl.acm.org/doi/10.1109/MC.1985.1662901)
|
||||
1. **"The Case for RISC" (1985)**
|
||||
[Read Paper](https://dl.acm.org/doi/10.1109/MC.1985.1662901)
|
||||
|
||||
2. "The Evolution of RISC Technology at IBM"
|
||||
- [Read Paper](https://ieeexplore.ieee.org/document/5387628)
|
||||
2. **"The Evolution of RISC Technology at IBM"**
|
||||
[Read Paper](https://ieeexplore.ieee.org/document/5387628)
|
||||
|
||||
3. "A Survey of Processor Architecture for AI and ML"
|
||||
- [Read Paper](https://ieeexplore.ieee.org/document/9099537)
|
||||
3. **"A Survey of Processor Architecture for AI and ML"**
|
||||
[Read Paper](https://ieeexplore.ieee.org/document/9099537)
|
||||
|
||||
4. "The Microarchitecture of Intel, AMD, and VIA CPUs"
|
||||
- [Read Paper](https://www.agner.org/optimize/microarchitecture.pdf)
|
||||
4. **"The Microarchitecture of Intel, AMD, and VIA CPUs"**
|
||||
[Read Paper](https://www.agner.org/optimize/microarchitecture.pdf)
|
||||
|
||||
5. "BOOM: Berkeley Out-of-Order Machine"
|
||||
- [Read Paper](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html)
|
||||
5. **"BOOM: Berkeley Out-of-Order Machine"**
|
||||
[Read Paper](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2015/EECS-2015-167.html)
|
||||
|
||||
6. "Limits of Instruction-Level Parallelism"
|
||||
- [Read Paper](https://dl.acm.org/doi/10.1145/106972.106991)
|
||||
6. **"Limits of Instruction-Level Parallelism"**
|
||||
[Read Paper](https://dl.acm.org/doi/10.1145/106972.106991)
|
||||
|
||||
7. "The Case for Quantum Computing"
|
||||
- [Read Paper](https://dl.acm.org/doi/10.1145/3408039)
|
||||
7. **"The Case for Quantum Computing"**
|
||||
[Read Paper](https://dl.acm.org/doi/10.1145/3408039)
|
||||
|
||||
8. "A Primer on Memory Consistency and Cache Coherence"
|
||||
- [Read Paper](https://dl.acm.org/doi/book/10.2200/S00962ED2V01Y201910CAC049)
|
||||
8. **"A Primer on Memory Consistency and Cache Coherence"**
|
||||
[Read Paper](https://dl.acm.org/doi/book/10.2200/S00962ED2V01Y201910CAC049)
|
||||
|
||||
9. "Branch Prediction: Methods and Challenges"
|
||||
- [Read Paper](https://ieeexplore.ieee.org/document/8445839)
|
||||
9. **"Branch Prediction: Methods and Challenges"**
|
||||
[Read Paper](https://ieeexplore.ieee.org/document/8445839)
|
||||
|
||||
10. "Deep Learning Processing: Recent Trends"
|
||||
- [Read Paper](https://ieeexplore.ieee.org/document/9199918)
|
||||
10. **"Deep Learning Processing: Recent Trends"**
|
||||
[Read Paper](https://ieeexplore.ieee.org/document/9199918)
|
||||
|
||||
11. "The Evolution of ARM Architecture"
|
||||
- [Read Paper](https://ieeexplore.ieee.org/document/8534545)
|
||||
11. **"The Evolution of ARM Architecture"**
|
||||
[Read Paper](https://ieeexplore.ieee.org/document/8534545)
|
||||
|
||||
12. "RISC-V: An Open Standard for SoCs"
|
||||
- [Read Paper](https://dl.acm.org/doi/10.1145/3069384.3069392)
|
||||
12. **"RISC-V: An Open Standard for SoCs"**
|
||||
[Read Paper](https://dl.acm.org/doi/10.1145/3069384.3069392)
|
||||
|
||||
13. "Spectre Attacks: Exploiting Speculative Execution"
|
||||
- [Read Paper](https://spectreattack.com/spectre.pdf)
|
||||
13. **"Spectre Attacks: Exploiting Speculative Execution"**
|
||||
[Read Paper](https://spectreattack.com/spectre.pdf)
|
||||
|
||||
14. "Vector Processing in Modern Computer Architecture"
|
||||
- [Read Paper](https://ieeexplore.ieee.org/document/9312501)
|
||||
14. **"Vector Processing in Modern Computer Architecture"**
|
||||
[Read Paper](https://ieeexplore.ieee.org/document/9312501)
|
||||
|
||||
15. "Quantum Computing: State of the Art and Challenges"
|
||||
- [Read Paper](https://dl.acm.org/doi/10.1145/3310273)
|
||||
15. **"Quantum Computing: State of the Art and Challenges"**
|
||||
[Read Paper](https://dl.acm.org/doi/10.1145/3310273)
|
||||
|
||||
## Online Resources and Tools
|
||||
|
||||
1. **gem5 Simulator**
|
||||
- [Visit Website](https://www.gem5.org/)
|
||||
- Purpose: Full system simulation
|
||||
1. **gem5 Simulator** - Full system simulation
|
||||
[Visit Website](https://www.gem5.org/)
|
||||
|
||||
2. **MARS MIPS Simulator**
|
||||
- [Visit Website](http://courses.missouristate.edu/kenvollmar/mars/)
|
||||
- Purpose: MIPS assembly simulation
|
||||
2. **MARS MIPS Simulator** - MIPS assembly simulation
|
||||
[Visit Website](http://courses.missouristate.edu/kenvollmar/mars/)
|
||||
|
||||
3. **Logisim Evolution**
|
||||
- [GitHub Repository](https://github.com/logisim-evolution/logisim-evolution)
|
||||
- Purpose: Digital logic design
|
||||
3. **Logisim Evolution** - Digital logic design
|
||||
[GitHub Repository](https://github.com/logisim-evolution/logisim-evolution)
|
||||
|
||||
4. **RISC-V Toolchain**
|
||||
- [GitHub Repository](https://github.com/riscv-collab/riscv-gnu-toolchain)
|
||||
- Purpose: RISC-V development
|
||||
4. **RISC-V Toolchain** - RISC-V development
|
||||
[GitHub Repository](https://github.com/riscv-collab/riscv-gnu-toolchain)
|
||||
|
||||
5. **Intel® Architecture Code Analyzer**
|
||||
- [Visit Website](https://software.intel.com/content/www/us/en/develop/articles/intel-architecture-code-analyzer.html)
|
||||
- Purpose: Code optimization
|
||||
5. **Intel® Architecture Code Analyzer** - Code optimization
|
||||
[Visit Website](https://software.intel.com/content/www/us/en/develop/articles/intel-architecture-code-analyzer.html)
|
||||
|
||||
6. **SimpleScalar**
|
||||
- [Visit Website](http://www.simplescalar.com/)
|
||||
- Purpose: Processor simulation
|
||||
6. **SimpleScalar** - Processor simulation
|
||||
[Visit Website](http://www.simplescalar.com/)
|
||||
|
||||
7. **Verilator**
|
||||
- [Visit Website](https://www.veripool.org/verilator/)
|
||||
- Purpose: Verilog simulation
|
||||
7. **Verilator** - Verilog simulation
|
||||
[Visit Website](https://www.veripool.org/verilator/)
|
||||
|
||||
8. **QEMU**
|
||||
- [Visit Website](https://www.qemu.org/)
|
||||
- Purpose: Hardware emulation
|
||||
8. **QEMU** - Hardware emulation
|
||||
[Visit Website](https://www.qemu.org/)
|
||||
|
||||
9. **Build an 8-bit computer from scratch**
|
||||
- [Visit Tutorial](https://eater.net/8bit/pc)
|
||||
- Purpose: Learning Computer Architecture
|
||||
9. **Build an 8-bit computer from scratch** - Learning Computer Architecture
|
||||
[Visit Tutorial](https://eater.net/8bit/pc)
|
||||
|
||||
## Specialized Topics
|
||||
|
||||
1. **Quantum Computing Architecture**
|
||||
- Resource: IBM Quantum Experience
|
||||
- [Explore Platform](https://quantum-computing.ibm.com/)
|
||||
1. **Quantum Computing Architecture** - IBM Quantum Experience
|
||||
[Explore Platform](https://quantum-computing.ibm.com/)
|
||||
|
||||
2. **Neuromorphic Computing**
|
||||
- Resource: Intel's Neuromorphic Research Community
|
||||
- [Learn More](https://www.intel.com/content/www/us/en/research/neuromorphic-computing.html)
|
||||
2. **Neuromorphic Computing** - Intel's Neuromorphic Research Community
|
||||
[Learn More](https://www.intel.com/content/www/us/en/research/neuromorphic-computing.html)
|
||||
|
||||
3. **In-Memory Computing**
|
||||
- Resource: Stanford In-Memory Computing
|
||||
- [Read Research](https://arxiv.org/abs/2012.03775)
|
||||
3. **In-Memory Computing** - Stanford In-Memory Computing
|
||||
[Read Research](https://arxiv.org/abs/2012.03775)
|
||||
|
||||
4. **Hardware Security**
|
||||
- Resource: MIT Hardware Security Course
|
||||
- [Access Course](https://ocw.mit.edu/courses/6-858-computer-systems-security-fall-2014/)
|
||||
4. **Hardware Security** - MIT Hardware Security Course
|
||||
[Access Course](https://ocw.mit.edu/courses/6-858-computer-systems-security-fall-2014/)
|
||||
|
||||
5. **Energy-Efficient Computing**
|
||||
- Resource: Berkeley ASPIRE
|
||||
- [Visit Project](https://aspire.eecs.berkeley.edu/)
|
||||
5. **Energy-Efficient Computing** - Berkeley ASPIRE
|
||||
[Visit Project](https://aspire.eecs.berkeley.edu/)
|
||||
|
||||
6. **Machine Learning Hardware**
|
||||
- Resource: MLSys Conference
|
||||
- [Conference Website](https://mlsys.org/)
|
||||
6. **Machine Learning Hardware** - MLSys Conference
|
||||
[Conference Website](https://mlsys.org/)
|
||||
|
||||
## Conference Proceedings and Journals
|
||||
|
||||
1. **ISCA (International Symposium on Computer Architecture)**
|
||||
- [Conference Website](https://iscaconf.org/)
|
||||
- Impact Factor: 4.6
|
||||
1. **ISCA (International Symposium on Computer Architecture)** - Impact Factor: 4.6
|
||||
[Conference Website](https://iscaconf.org/)
|
||||
|
||||
2. **MICRO (International Symposium on Microarchitecture)**
|
||||
- [Conference Website](https://www.microarch.org/)
|
||||
- Impact Factor: 3.8
|
||||
2. **MICRO (International Symposium on Microarchitecture)** - Impact Factor: 3.8
|
||||
[Conference Website](https://www.microarch.org/)
|
||||
|
||||
3. **IEEE Transactions on Computers**
|
||||
- [Journal Website](https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=12)
|
||||
- Impact Factor: 3.1
|
||||
3. **IEEE Transactions on Computers** - Impact Factor: 3.1
|
||||
[Journal Website](https://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=12)
|
||||
|
||||
4. **ACM TOCS (Transactions on Computer Systems)**
|
||||
- [Journal Website](https://dl.acm.org/journal/tocs)
|
||||
- Impact Factor: 2.9
|
||||
4. **ACM TOCS (Transactions on Computer Systems)** - Impact Factor: 2.9
|
||||
[Journal Website](https://dl.acm.org/journal/tocs)
|
||||
|
||||
5. **Journal of Systems Architecture**
|
||||
- [Journal Website](https://www.journals.elsevier.com/journal-of-systems-architecture)
|
||||
- Impact Factor: 3.2
|
||||
5. **Journal of Systems Architecture** - Impact Factor: 3.2
|
||||
[Journal Website](https://www.journals.elsevier.com/journal-of-systems-architecture)
|
||||
|
||||
## Online Communities and Forums
|
||||
|
||||
1. **Computer Architecture Stack Exchange**
|
||||
- [Visit Forum](https://cs.stackexchange.com/questions/tagged/computer-architecture)
|
||||
- Focus: Q&A
|
||||
1. **Computer Architecture Stack Exchange** - Q&A Forum
|
||||
[Visit Forum](https://cs.stackexchange.com/questions/tagged/computer-architecture)
|
||||
|
||||
2. **Reddit r/ComputerEngineering**
|
||||
- [Visit Community](https://www.reddit.com/r/ComputerEngineering/)
|
||||
- Focus: Discussion
|
||||
2. **Reddit r/ComputerEngineering** - Discussion Community
|
||||
[Visit Community](https://www.reddit.com/r/ComputerEngineering/)
|
||||
|
||||
3. **IEEE Computer Society**
|
||||
- [Visit Organization](https://www.computer.org/)
|
||||
- Focus: Professional Organization
|
||||
3. **IEEE Computer Society** - Professional Organization
|
||||
[Visit Organization](https://www.computer.org/)
|
||||
|
||||
4. **ACM SIGARCH**
|
||||
- [Visit Special Interest Group](https://www.sigarch.org/)
|
||||
- Focus: Special Interest Group
|
||||
4. **ACM SIGARCH** - Special Interest Group
|
||||
[Visit Special Interest Group](https://www.sigarch.org/)
|
||||
|
||||
5. **RISC-V Forums**
|
||||
- [Join Discussion](https://groups.google.com/a/groups.riscv.org/g/sw-dev)
|
||||
- Focus: RISC-V Development
|
||||
5. **RISC-V Forums** - RISC-V Development
|
||||
[Join Discussion](https://groups.google.com/a/groups.riscv.org/g/sw-dev)
|
||||
|
||||
6. **OpenCores Community**
|
||||
- [Explore Projects](https://opencores.org/)
|
||||
- Focus: Open Source Hardware
|
||||
6. **OpenCores Community** - Open Source Hardware
|
||||
[Explore Projects](https://opencores.org/)
|
||||
|
||||
@@ -18,6 +18,8 @@ nav:
|
||||
- Cheatsheets:
|
||||
- RISC-V 32-bit: resources/cheatsheets/riscv-32bit.md
|
||||
- Computer Architecture: resources/computerArchitecture/compArch.md
|
||||
- Scientists:
|
||||
- Kepler: resources/scientists/Keplers.md
|
||||
- Database:
|
||||
- Reading Papers: resources/database/research-papers.md
|
||||
- Cybersecurity:
|
||||
|
||||
Reference in New Issue
Block a user